An application-oriented analysis of power/precision trade-off in fixed and floating-point arithmetic units for VLSI processors
نویسندگان
چکیده
Floating and fixed-point formats represent the most used representation in VLSI DSP systems. Fixed-point formats are often preferred for lower power and faster operation, when the algorithm permits the appropriate scaling factors. Floating-point formats require additional hardware and power, but guarantee better precision performance. This work compares the energy dissipated by the key arithmetic units in DSP systems, addition and multiplication, in both floatingand fixed-point scenarios, also considering reduced precision and power-aware architecture solutions. The evaluation has been performed referring to STMicroelectronics 180nm,130nm and 90nm CMOS processes. The results show that specialized floating-point formats can be the best energy-efficient solution in low power DSP.
منابع مشابه
Reducing Latency, Power, and Gate Count with the Tensilica Floating-Point FMA
Today’s digital signal processing applications such as radar, echo cancellation, and image processing are demanding more dynamic range and computation accuracy. Floating-point arithmetic units offer better precision, higher dynamic range, and shorter development cycles when compared to fixed-point arithmetic units. Minimizing the design’s time to market is more important than ever. Algorithm de...
متن کاملOptimal design of fixed-point and floating-point arithmetic units for scientific applications
The challenge in designing a floating-point arithmetic co-processor/processor for scientific and engineering applications is to improve the performance, efficiency, and computational accuracy of the arithmetic unit. The arithmetic unit should efficiently support several mathematical functions corresponding to scientific and engineering computation demands. Moreover, the computations should be p...
متن کاملASIC Design of Butterfly Unit Based on Non-Redundant and Redundant Algorithm
Fast Fourier Transform (FFT) processors employed with pipeline architecture consist of series of Processing Elements (PE) or Butterfly Units (BU). BU or PE of FFT performs multiplication and addition on complex numbers. This paper proposes a single BU to compute radix-2, 8 point FFT in the time domain as well as frequency domain by replacing a series of PEs. This BU comprises of fused floating ...
متن کاملLightweight Floating-Point Arithmetic: Case Study of Inverse Discrete Cosine Transform
To enable floating-point (FP) signal processing applications in low-power mobile devices, we propose lightweight floating-point arithmetic. It offers a wider range of precision/power/speed/area trade-offs, but is wrapped in forms that hide the complexity of the underlying implementations from bothmultimedia software designers and hardware designers. Libraries implemented in C++ and Verilog prov...
متن کاملFloating Point to Fixed Point Conversion of C Code
In processors that do not support floating-point instructions, using fixed-point arithmetic instead of floating-point emulation trades off computation accuracy for execution speed. This trade-off is often profitable. In many cases, like embedded systems, low-cost and speed bounds make it the only acceptable option. We present an environment supporting fixed-point code generation from C programs...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2004